The VC-1 Decoder IIP Core is a full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The VC-1 Decoder IIP can be implemented in any technology.
The VC-1 Decoder IIP core supports a variety of host bus interfaces for easy adoption into any design architecture - AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.
The VC-1 Decoder IIP is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. The VC-1 Decoder IIP is validated in using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.